Cadence unveils ‘breakthrough’ Integrity 3D-IC Platform

Cadence has released the Integrity 3D-IC platform, the industry’s first comprehensive, high-capacity 3D-IC platform that integrates 3D design planning, implementation and system analysis in a single, unified cockpit.

The Integrity 3D-IC platform underpins Cadence’s third-generation 3D-IC solution and provides customers with system-driven power, performance and area (PPA) for individual chiplets through integrated thermal, power and static timing analysis capabilities.

For chip designers the platform provides system planning, integrated electrothermal, static timing analysis (STA) and physical verification flows, enabling faster, high-quality 3D design closure. It also incorporates 3D exploration flows, which take 2D design netlists to create multiple 3D stacking scenarios based on user input, automatically selecting the optimal, final 3D stacked configuration.

In addition, the platform database supports all 3D design types, letting engineers create designs at multiple process nodes simultaneously and perform seamless co-design with package design teams and outsourced Semiconductor assembly and test (OSAT) companies that use Cadence Allegro® packaging technologies.

Customers using the Integrity 3D-IC platform will have access to the following features and benefits:

• Common cockpit and database: Lets SoC and package design teams co-optimize the complete system concurrently, allowing system-level feedback to be incorporated efficiently.

• Complete planning system: Incorporates a complete 3D-IC stack planning system for all types of 3D designs, enabling customers to manage and implement native 3D stacking.

• Seamless implementation tool integration: Provides ease of use through direct script-based integration with the Cadence Innovus Implementation System for high-capacity digital designs with 3D die partitioning, optimization and timing flows.

• Integrated system-level analysis capabilities: Enables robust 3D-IC design through early electrothermal and cross-die STA, which allows early system-level feedback for system-driven PPA.

• Co-design with the Virtuoso® Design Environment and Allegro packaging technologies: Allows engineers to seamlessly move design data from Cadence analogue and packaging environments to different parts of the system through the hierarchical database, enabling faster design closure and improved productivity.

• Easy-to-use interface: Includes a powerful user cockpit with a flow manager that provides designers with a uniform, interactive way to run relevant system-level 3D system analysis flows.

The Integrity 3D-IC platform is part of the broader Cadence 3D-IC solution portfolio, which goes beyond digital and includes system and verification and IP features.

The broader solution provides hardware and software co-verification and power analysis of the full system via the Dynamic Duo, which consists of the Palladium Z2 and Protium X2 platforms. It also provides connectivity via chiplet-based PHY IP with PPA optimised for latency, bandwidth and power.

The Integrity 3D-IC platform offers co-design capabilities with the Virtuoso Design Environment and Allegro technologies, integrated IC signoff extraction and STA with the Quantus Extraction Solution and Tempus Timing Signoff Solution, and integrated signal integrity/power integrity (SI/PI), electromagnetic interference (EMI) and thermal analysis with the Sigrity technology portfolio, Clarity 3D Transient Solver and Celsius Thermal Solver.