#GAL22LV10C-10LJ LATTICE GAL22LV10C-10LJ New EE PLD, 10ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28, GAL22LV10C-10LJ pictures, GAL22LV10C-10LJ price, #GAL22LV10C-10LJ supplier
——————————————————————-
Email: sales@shunlongwei.com
——————————————————————-
Email: sales@shunlongwei.com
https://www.slw-ele.com/gal22lv10c-10lj.html
——————————————————————-
Manufacturer Part Number: GAL22LV10C-10LJ
Rohs Code: No
Part Life Cycle Code: Obsolete
Ihs Manufacturer: LATTICE Semiconductor CORP
Part Package Code: QLCC
Package Description: PLASTIC, LCC-28
Pin Count: 28
ECCN Code: EAR99
HTS Code: 8542.39.00.01
Manufacturer: Lattice Semiconductor Corporation
Risk Rank: 8.78
Additional Feature: REGISTER PRELOAD; POWER-UP RESET
Architecture: PAL-TYPE
Clock Frequency-Max: 71 MHz
JESD-30 Code: S-PQCC-J28
JESD-609 Code: e0
Length: 11.5062 mm
Moisture Sensitivity Level: 1
Number of Dedicated Inputs: 11
Number of I/O Lines: 10
Number of Inputs: 22
Number of Outputs: 10
Number of Product Terms: 132
Number of Terminals: 28
Operating Temperature-Max: 75 °C
Organization: 11 DEDICATED INPUTS, 10 I/O
Output Function: MACROCELL
Package Body Material: PLASTIC/EPOXY
Package Code: QCCJ
Package Equivalence Code: LDCC28,.5SQ
Package Shape: SQUARE
Package Style: CHIP CARRIER
Peak Reflow Temperature (Cel): NOT SPECIFIED
Power Supplies: 3.3 V
Programmable Logic Type: EE PLD
Propagation Delay: 10 ns
Qualification Status: Not Qualified
Seated Height-Max: 4.572 mm
Subcategory: Programmable Logic Devices
Supply voltage-Max: 3.6 V
Supply Voltage-Min: 3 V
Supply Voltage-Nom: 3.3 V
Surface Mount: YES
Technology: CMOS
Temperature Grade: COMMERCIAL EXTENDED
Terminal Finish: Tin/Lead (Sn85Pb15)
Terminal Form: J BEND
Terminal Pitch: 1.27 mm
Terminal Position: QUAD
Time
EE PLD, 10ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28
Rohs Code: No
Part Life Cycle Code: Obsolete
Ihs Manufacturer: LATTICE Semiconductor CORP
Part Package Code: QLCC
Package Description: PLASTIC, LCC-28
Pin Count: 28
ECCN Code: EAR99
HTS Code: 8542.39.00.01
Manufacturer: Lattice Semiconductor Corporation
Risk Rank: 8.78
Additional Feature: REGISTER PRELOAD; POWER-UP RESET
Architecture: PAL-TYPE
Clock Frequency-Max: 71 MHz
JESD-30 Code: S-PQCC-J28
JESD-609 Code: e0
Length: 11.5062 mm
Moisture Sensitivity Level: 1
Number of Dedicated Inputs: 11
Number of I/O Lines: 10
Number of Inputs: 22
Number of Outputs: 10
Number of Product Terms: 132
Number of Terminals: 28
Operating Temperature-Max: 75 °C
Organization: 11 DEDICATED INPUTS, 10 I/O
Output Function: MACROCELL
Package Body Material: PLASTIC/EPOXY
Package Code: QCCJ
Package Equivalence Code: LDCC28,.5SQ
Package Shape: SQUARE
Package Style: CHIP CARRIER
Peak Reflow Temperature (Cel): NOT SPECIFIED
Power Supplies: 3.3 V
Programmable Logic Type: EE PLD
Propagation Delay: 10 ns
Qualification Status: Not Qualified
Seated Height-Max: 4.572 mm
Subcategory: Programmable Logic Devices
Supply voltage-Max: 3.6 V
Supply Voltage-Min: 3 V
Supply Voltage-Nom: 3.3 V
Surface Mount: YES
Technology: CMOS
Temperature Grade: COMMERCIAL EXTENDED
Terminal Finish: Tin/Lead (Sn85Pb15)
Terminal Form: J BEND
Terminal Pitch: 1.27 mm
Terminal Position: QUAD
Time
EE PLD, 10ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28